Showing posts with label Full Half adder circuit flip flops logic gates and truth tables G.C.E. A/L ICT Sri Lankan Syllabus Questions and Answers. Show all posts
Showing posts with label Full Half adder circuit flip flops logic gates and truth tables G.C.E. A/L ICT Sri Lankan Syllabus Questions and Answers. Show all posts

Monday, March 9, 2026

Full Half adder circuit flip flops logic gates and truth tables G.C.E. A/L ICT Sri Lankan Syllabus Online Classes Tamil English Medium

G.C.E. A/L ICT: Logic Circuits & Memory Elements

Complete Guide to Adders and Flip-Flops (Sri Lankan Syllabus)

1. Adder Logic Circuits

In the Central Processing Unit (CPU), the Arithmetic Logic Unit (ALU) is responsible for performing mathematical calculations. The fundamental building block for addition in digital electronics is the Adder.

  • Purpose: Used to add binary numbers.
  • Types: There are 2 main types: Half Adder and Full Adder.
  • Main Difference: A Half Adder cannot handle a Carry-In from a previous addition, whereas a Full Adder can.

2. The Half Adder

A Half Adder is a combinational logic circuit that adds two single binary digits. It produces two outputs: the Sum (S) and the Carry-out (Cout).

Block Diagram

Input A & Input B → [ HALF ADDER ] → Output SUM, Output Cout

Truth Table

Input A Input B Sum (S) Carry Out (Cout)
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1

Logic Expressions & Circuit

By observing the Truth Table, we can derive the Boolean expressions:

SUM = A ⊕ B (XOR Gate)
Cout = A · B (AND Gate)

Circuit Construction: To build a Half Adder, you need exactly 1 XOR Gate and 1 AND Gate.

3. The Full Adder

A Full Adder overcomes the limitation of the Half Adder. It adds three inputs: Two operands (A, B) and a Carry-In (Cin) from a previous stage. This allows us to add multi-bit numbers (like 101 + 011).

Example Calculation: 101 + 011

When adding binary numbers, we start from the Least Significant Bit (LSB). If a column generates a carry, it becomes the Cin for the next column.

  1 0 1 (Operand A)
+ 0 1 1 (Operand B)
-------
  1 0 0 0 (Result)

To perform this, we need Full Adders for the middle and final bits to handle the Carry In.

Block Diagram

Inputs: A, B, Cin → [ FULL ADDER ] → Outputs: SUM, Cout

Truth Table

A B Cin SUM Cout
00000
00110
01010
01101
10010
10101
11001
11111

Boolean Expressions (A/L Exam Focus)

Step 1: Write expression where SUM is 1 (Minterms)

SUM = A'B'Cin + A'BCin' + AB'Cin' + ABCin

Step 2: Write expression where Cout is 1 (Minterms)

Cout = A'BCin + AB'Cin + ABCin' + ABCin

Step-by-Step Simplification (For Cout)

In A/L ICT, you may be asked to simplify this using Boolean Algebra laws.

  1. Original: $A'BC_{in} + AB'C_{in} + ABC_{in}' + ABC_{in}$
  2. Group terms: We can replicate $ABC_{in}$ (Idempotent Law: $X + X = X$) to group with others.
    $= (A'BC_{in} + ABC_{in}) + (AB'C_{in} + ABC_{in}) + (ABC_{in}' + ABC_{in})$
  3. Factorize:
    $= BC_{in}(A' + A) + AC_{in}(B' + B) + AB(C_{in}' + C_{in})$
  4. Apply Inverse Law ($X + X' = 1$):
    $= BC_{in}(1) + AC_{in}(1) + AB(1)$
  5. Final Simplified Expression:
Cout = AB + BCin + ACin

Note: For SUM, the simplification results in the XOR relationship: $SUM = A \oplus B \oplus C_{in}$

4. Flip-Flops (Memory Elements)

Unlike Adders (Combinational Logic), Flip-Flops are Sequential Logic circuits. They have memory.

  • Function: Used to store a single bit (0 or 1) of data.
  • Usage: Used to build Registers, RAM, and Counters inside the CPU.
  • Clock: Most Flip-Flops change state only on the edge of a Clock signal (synchronous).

Type 1: SR Flip-Flop (Set-Reset)

Inputs: S, R, CLK → [ SR FLIP-FLOP ] → Outputs: Q, Q'
S (Set) R (Reset) Q (Next State) Action
00Q (No Change)Memory
010Reset
101Set
11InvalidForbidden

Type 2: D Flip-Flop (Data/Delay)

The D Flip-Flop solves the "Invalid" state problem of the SR Flip-Flop. It is the most common type used for data storage.

Input: D, CLK → [ D FLIP-FLOP ] → Output: Q
D (Data) CLK (Edge) Q (Next State)
00
11

Logic: Whatever value is at Input D, it appears at Output Q when the Clock pulse arrives.

5. A/L ICT Practice Questions

Q1: Which logic gates are required to construct a Half Adder?

Answer: 1 XOR Gate and 1 AND Gate.

Q2: In a Full Adder, if A=1, B=1, and Cin=0, what are the Sum and Carry Out?

Answer: Sum = 0, Carry Out = 1. (Because 1+1+0 = 10 in binary).

Q3: What is the main disadvantage of an SR Flip-Flop when S=1 and R=1?

Answer: It creates an Invalid or Indeterminate state (both Q and Q' become 0 or unstable).

Prepared based on Sri Lankan G.C.E. Advanced Level ICT Syllabus.

🚀 Master GCE O/L A/L ICT | Your IT Degree with Expert Guidance!

Online Individual & Group Classes in English | Sinhala | Tamil

Struggling with assignments, projects, or exams? Get personalized support tailored for BIT (University of Moratuwa), UCSC, and other IT degree students in Sri Lanka.

✨ What You'll Get

  • ✅ Live Online Classes (Individual or Group)
  • ✅ Sample Projects & Assignments (PHP, MySQL, Java, Python, Web Dev)
  • ✅ Past Exam Papers + Model Answers
  • ✅ Easy-to-Follow Tutorials & Study Notes
  • ✅ Final Year Project Guidance – From Idea to Implementation
  • ✅ Doubt-Clearing Sessions & Exam Prep Strategies

🌍 Taught in Your Preferred Language

English | Sinhala | Tamil

📞 Get Started Today!

Call / WhatsApp: +94 72 962 2034

Email: itclasssl@gmail.com

Quick response guaranteed! Share your syllabus or project topic, and we'll craft a learning plan just for you.

🔗 Free Resources & Community Links

Tags: #BIT #UCSC #UniversityOfMoratuwa #ITClassesSriLanka #PHPProject #MySQL #FinalYearProject #OnlineTuition #SinhalaMedium #TamilMedium #ProgrammingHelp #WebDevelopment

© 2026 IT Classes SL | Empowering Sri Lankan IT Students, One Lesson at a Time 🇱🇰